An asynchronously interconnected network of microprocessors by Johnson, Keith B.
AN ASYNCHRONOUSLY INTERCONNECTED 
NETWORK OF MICROPROCESSORS 
BY 
KEITH B. JOHNSON 
B.S., University of Illinois_, 1984
THESIS 
Submitted in partial fulfillment of the requirements 
tor the degree of llaster of Science in Electrical Engineering 
in the Graduate College of the 
University of Illinois at Urbana-Champaign, 1988 
Urbana, Illinois 
ACKNOWLEDGEMENTS 
I would like to thank several people for their contrlbuttons, direct and 
indirect, to the completion of this project. 
ill 
First, I would like to thank Ricardo Uribe, my advisor, for creating an 
opening, through the world of electrical engineering, into the imaginations 
and creativity of students. I am also indebted to him for his patience, and 
encouragement throughout my years as a graduate student. 
Secondly, I would like to acknowledge the role of Herbert Brun and the 
members of the Performers' Workshop Ensemble, in maintaining, against the 
tendencies of the times, a platform for interdisciplinary research. Without 
that platform, this project would never have been initiated. 
To Susan Parenti, for hours of proof-reading and writing advice, r and the 
readers of this text, are truly indebted. 
r also would like to thank Sarah Wiseman for helping to get this writing 
started and taking an interest ln my beginning, sketchy ideas. 
lv 
TABLE OF CONTENTS 
CHAPTER PAGE 
1 INTRODUCTION TO ASINM . . • . . . . . . . . . . • . . . . . • • • 
2 OVERVIEW OF THE NETWORK 
2.1 The Terms of the Network 
2.1.1 "Microprocessors" 
2.1.2 "Network" . . . . 
2.1.3 "Asynchronously Interconnected" 
2.2 The Structure of ASINM 
2.2.1 The Network Interconnection Scheme 
2.2.2 Support Ports . . . . . . 
2.3 Programming ASINM 
2.4 Another Look at Asynchroniclty 
3 THEORETICAL BACKGROUND • . . . . . . . . . . . . 
3.1 Computer Engineering and Problem Formulation 
3-.2 Terminology . . . . . . . . . 
3.2.1 The Machine 
3.2.2 Trivial and Non-trivial Machines 
3.2.3 Analysis and Simulation . . . . 
3.3 Addressing the Two Worlds . . . . . . .
3.3.1 A View from the Computer Engineering World 
3.3.2 A View From the Problem Formulation World 
4 HARDWARE DESCRIPTION 
4.1 Ports 1 and 2 . .
4.1.1 The Network Connection Scheme 
4.1.2 Electrical Characteristics of Ports 1 and 2 
4.2 Port O LED Connectors . . . . 
4.3 Port 3-DIP Switch Connectors 
4.4 RS232 Serial Communication Support 
4.4.1 Transmit Lines 
----------------------- ---- -- --· 
1 
3 
3 
3 
• 
4 
5 
7 
9 
10 
10 
13 
13 
14 
14 
14 
15 
15 
16 
17 
19 
20 
20 
21 
22 
22 
27 
28 
4.4.2 Receive Lines 
4.4.3 Additional serial Communication 
4.5 Clock Circuitry 
4.6 Reset Circuitry 
5 SOFTWARE DESCRIPTION . . 
5.1 Programming the 8751 
5.2 Network Programming Elements 
5.2.l Delay Loop . . . . . 
5.2.2 Function Jump Table 
5.3 Maintenance Programs 
6 EXPERIMENTS 
6.1 Experimental Procedures 
6.2 The First Experlment--Invert 
.
Resources 
6.3 The Second Experiment: Rotate Left with Constant Delay (RLC) 
6.4 The Third Experiment: Rotate Left, with Variable Delay (RLV) 
6.5 The Fourth Experiment: Rotate Left with Selectable Delay 
v 
28 
31 
31 
32 
33 
33 
34 
34 
36 
38 
40 
40 
41 
43 
44 
Times . . . . . . . 46 
6.6 Signal Paths of Rotate Left 
7 CONCLUSIONS AND PROJECTIONS 
7 .I "Bl-directional" Pro_cessing 
7 .2 Acoustic Monitoring and Feedback 
APPENDIX: SOFTWARE LISTINGS 
PROGRAM LISTING l 
PROGRAM LISTING 2 
PROGRAM LISTING 3 
REFERENCES . . . . . . . . . . . . . 
47 
51 
51 
54 
55 
56 
64 
72 
CHAPTER 1 
INTRODUCTION TO ASINM 
This thesis describes ASINM, an Asynchronously Interconnected Network of 
Microprocessors, which is a device built of eight microprocessors, each one 
connected to every other one in a pattern unconventional in the field of 
computer design. The need for networks such as ASINM arises from the 
desire to study systems which--though made of well-defined, explainable 
parts--produce behaviors beyond explanation in terms of those parts. Such 
systems are often named 'complex' or 'non-linear' systems. The first name, 
'complex', makes reference to our common sense about such systems and is 
probably an expression of the frustration of those who try to explain them. 
The second name, 'non-linear', is a metaphor from mathematics where 'non­
linear' refers to systems of equations with many crossterms--crossterms 
which cannot be dropped for the sake of an approximation [l ], The 
crossterms, in this metaphor, refer to the many interactions between the 
parts--interactions which cannot be ignored for the sake of explaining the 
system. 
In the past six years, multiple processor computer systems have become the 
focus of tremendous amounts of commercial and research activity. Work 
based on multi-processor systems is done under 
processing'. 'distributed processing', and others. 
the names 'parallel 
Such work is generally 
aimed at using many processors to solve problems more quickly than can be 
done with a single processor. Occasionally, the work is aimed at using many 
processors to perform tasks which a single processor could not perform at 
all. In either case, many of the basic ideas about what a microprocessor is, 
what its role within a system is--and even in which systems it can have a 
role--come from the world of single processors and their applications. These 
endeavors with multiple processors can be said to fall within the single 
processor paradigm. 
The work on ASINM has been done at the ADSL (Advanced Digital Systems 
Laboratory) at the University of Illinois. ADSL is a laboratory centered 
around investigations of the potential uses of microprocessors. The 
1 
microprocessor ls a tool which has changed,_ and will continue to change, the 
ways in which engineers approach solutions to design problems. In ADSL 
students have an opportunity to explore microprocessor s�·stems both within 
and beyond the conventional uses of them. 
ASINM is intended as an exploration beyond the realm of conventional uses 
of microprocessors. Although it has several processors running concurrently, 
it is not, properly speaking, a 'parallel processing' system. And although the 
processing in ASIN'M is distributed amongst the processors, it is not, 
properly speaking, a 'distributed processing' system. Both terms, 'parallel 
processing' and 'distributed processing', come directly from, and are still 
essentially part of, the world of single processor systems--albeit as 
extensions of that world. The single processor paradigm speaks of 
processors (and computer systems in general) as machines processing 
information which ls input to them in order to produce some information !3,S 
output. As will be shown in the following chapters, ASINM is a machine 
which requires another paradigm in order to adequately describe it: a 
paradigm much closer to that required by "complex'' and ''non-linear" systems. 
It neither takes input of information, nor outputs lnformation--but it 
certainly processes! 
Chapter 2, "Overview of the Network", builds a picture of the network 
overall and of the particular features leading to the statement that 
description of this network requires a shift out of the paradigm of the 
single processor. Chapter 3, "Theoretical Background", describes the 
intended uses of ASINM and some of the questions about complex non-linear 
systems which motivated the building of it. Chapter 4, "Hardware 
Description", describes the construction of ASINM so that duplicates may be 
built. Chapter 5, "Software Description", shows some of the programming 
techniques used in the experiments so that the "Experiments" chapter, 
Chapter 6, can present several experiments perfor_med on ASINM, and the 
results of those experiments. Finally, Chapter 7, "Conclusions and 
Projections", presents suggestions for more experiments and discusses the 
expected results. 
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CHAPTER 2 
OVERVIEW OF THE NETWORK 
ASINM stands for ASynchronously Interconnected Network of 
Microprocessors. The first portrait of ASINM ls best painted after 
distinguishing the usage of the terms that make up its name, 
2.1 The Terms of the Network 
In the process of distinguishing these terms, the text covers material which 
could be assumed to be known by an electrical engineer, This material is 
covered here for two reasons: 1) so that readers not well versed in 
computer engineering, but interested in the study of complex, non-linear 
systems may follow the arguments presented; 2) because the central points of 
this thesis rely on revealing possibilities which arise when the notions and 
the language electrical engineers "take for granted" are considered as 
alternatives and not as truths. 
2.1. l NMlcroprocessors" 
The microprocessor is an electronic device distinguishable within the world 
of electronic devices by the degree to which it allows designers of electronic 
systems to separate the task of designing a function from the task of 
implementing that function. The microprocessor can be used to perform a 
wide range of functions. The designer who starts with a microprocessor in 
the design, is starting with the implementation of those functions already 
accompllshed. During the design process, then, these functions can be 
treated as abstract entitles with only minimal concern given to the means by 
which they are implemented. 
The functional abstractions of the microprocessor which are central to 
ASINM are "I/0 ports" and the "instruction set". Considered within the 
world of function, the 1/0 ports are the points where signals come into and 
leave the microprocessor. Once they are "in" the microprocessor, they can 
be manipulated in ways defined by the instruction set. Which manipulations 
of the signals will be performed, is defined by the designer of the system as 
·---·-----
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a list of instructions (taken from the instruction set). Again considered 
within the world of function, a microprocessor executes these instructions at 
a rate determined by a "clock" signal. The higher the frequency of the 
clock signal, the more instructions per second the microprocessor will 
execute. Given a list of the instruction set and a minimal description of the 
nature of the signals on the I/0 ports, the functions performed by the 
microprocessors within ASINM are completely defined. No further knowledge 
of how a microprocessor implements these functions is necessary. 
Simple as they are functionally, the I/0 ports of the microprocessor are the 
core of ASINM, in that they allow the microprocessors to be connected to 
each other, thereby forming a network. 
2.1.2 "Network" 
The word 'network' recently has come into wide usage: usage which ranges 
from the roughly technical "networking between computers", to the 
vernacular "networks of people". In all cases, usage of the word 'network' 
seems to appeal to the understanding that connecting "things" together will 
realize greater potentials than the 0 things" alone. Of course, what the 
nthings" are, and how they are connected, will determine whether these 
greater potentials are beneficial or disastrous. Among the decisions to be 
made about connecting up a network is whether the "things" will be 
synchronously, or asynchronously interconnected. 
2.1.3 "Asynchronously Interconnected" 
I use the word 'synchronization' when I wish to speak of fixing the timing 
of interactions. Conversely, I use the word 'asynchronous' to describe 
Interactions which do not have fixed timing relations. The choice between 
descriptions of a system as 'synchronous', or as 'asynchronous', is by no 
means fixed for a given system. {For example, in electronics, serial 
communication protocols which do not specify when a transmission/reception 
begins, but specify all further timing relations, are called 'asynchronous'.) 
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Thus the use of either qualifier must be accompanied by a description of 
which timing relations are, or are not, specified. �� 
ASINM has two characteristics which contribute to the decision tc describe 
it as asynchronous, independent clock circuits and independent start-up 
times. 
In ASINM, each microprocessor has a clock circuit (an oscillator whose 
frequency is controlled by a crystal). The crystals in each clock circuit 
produce nominally the same frequency clock signal. However, there is 
always some difference in operating characteristics between nominally 
identical electronic components. In ASINM, the salient difference ls that the 
clock circuits of the microprocessors drive them at differing frequencies. 
This, combined with the fact that no effort ls made to fix timing relations 
between processors, leads to the word Asynchronously beginning the acronym 
ASINM. 
The microprocessors are all instructed to start running by one electrical 
signal (RESET). However, the time it takes the microprocessors to respond 
to that instruction and start running, varies from microprocessor to 
microprocessor (again, due to slight differences in nominally identical 
electronic components). One of the experiments presented in this thesis, 
shows that the difference in start-up times is large enough to be significant 
to the interactions between the microprocessors, 
The word 'interconnected' ls used rather than 'connected' to allude to the 
fact that the connections direct signals from here to there, as well as from 
there to here. 
2.2 The Structure of ASINM 
With the usage of the terms of ASINM presented above, the structure of the 
network will be presented below. Figure 1 and Figure 2 are photographs of 
the network. 
----- ----- ----�----
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Figure 1. ASINM circuit card 
Figure 2. ASINM circuit card, power supply, and case 
------------------------ --
The 8751 microprocessor made by Intel Corp. is the processor used in ASINM 
(2]. It has four elght-bit I/0 ports, numbered O through 3. When referring 
to a particular bit of an I/0 port, the form Pp.y will be used, indicating bit 
y of port p. Reference to a particular bit on a particular processor will be 
of the form Ux.Pp.y where x is the processor number. Two of the ports are 
used to form the interconnections between the microprocessors (perts 1 and 
2). The other two ports serve "support" functions, allowing the experimenter 
to setup ASINM and to observe its activity. 
The 8751 also has a built-in- program storage facility called EPROM. Because 
the 8751 has the EPROM built into it, no external storage devices are 
necessary to run the microprocessors (this was one of the primary reasons 
for tislng the 8751 in this network). 
2.2.1 The Network Interconnection Scheme 
Figure 3 is the block diagram of ASINM. This diagram illustrates the 
interconnections between the processors--namely, each processor is connected 
to every other processor, and to itself. The circles, labeled UO through U7 
represent the microprocessors. Each line connecting one circle to another 
circle represents two wires. Thus, each processor is connected to every 
other processor via two wires. The connection from a processor back to 
itself is a single wire. 
The block diagram does not show which port pins are connected to which 
other port pins because any such diagram ls too' complex to lend any 
meaning. However, the interconnection scheme can be stated quite concisely. 
The rules are 
- Always connect a port 1 pin to a port 2 pin.
- Connect bit Y of processor X to bit X of processor Y.
For instance, to connect up the port 2 bits of processor 3, connect 
- bit O to processor O port I bit 3
- bit 1 to processor l port l bit 3
7 
8 
uo U1 
U7 U2 
U6 U3 
· Block Diagram of Network
Figure 3. The block diagram of ASINM 
bit 2 to processor 2 port 1 bit 3 
- bit 3 to processor 3 port 1 bit 3
etc. 
To connect up the port 1 bits of processor 
- bit O to processor 0 port 2 bit O
- bit I to processor 1 port 2 bit O
- bit 2 to processor 2 port 2 bit O
etc. 
o, connect 
Note that connecting UO.Pl.2 to U2.P2.0 ls the same as connecting U2.P2.0 
to UO.Pl.2, and that processor X always connects back to itself on bit X. 
That's all there ls to the interconnections of the microprocessors. This 
simple pattern, however, ls drastically different from the conventional 
computer 'bus' structure in which all eight bits from a port travel together 
to some destination, such as another microprocessor port. 
2.2.2 Support Ports 
Port O and port 3 serve 'support' functlons--that is, they are not to be 
considered part of the system to be studied. Currently each port O has a 
set of LED's {llghts) connected to it which give the observer something to 
look at. They do not participate in the interactions between the 
microprocessors. Each port 3 has a set of switches connected to It which 
allow the experimenter to set the signals corning into port 3. Depending on 
the program, the microprocessor may or may not use those signals. Under 
the current set of experiments, the software uses the switch settings to 
determine which experiment to run. In this way, several experiments can be 
programmed into the microprocessors, and selected by setting the switches. 
Either set of functions may be changed; however, bringing ports O and 3 
into the system to be studied. For instance, other devices than LED's and 
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switches may be connected to these ports, and the software may use and 
generate signals from and for them in an entirely different way. 
2.3 Programming ASINM 
The programs that run on the 8751 's are written on a computer (a PC) and 
'burned' into the 8751 's with a special device. The programs can be erased 
from the code storage, and the burning processes repeated. Although this 
method provides the maximum flexibility in programming the network, it is 
time consuming, both to burn, and to erase, the EPROM's. Therefore, the 
programs burned into the EPROM's are written with a number of experiments 
included in them. The signals from the switches attached to port 3 are read 
by the software and are used to determine which of the experiments ls to be 
run. Changing experiments, then, ls as easy as changing the switch 
settings--as long as the experiment has already been programmed in. 
The experiments whlch have been performed so far, and are reported in this 
thesis, all follow a simple program structure: 
- read a value from port 1 (all eight bits).
- transform that value {A) into another value {B).
- write B to port 2.
- write B to port 0.
- Delay--perform nap's (Null OPerations) for a while.
- read port 3 to determine which transformation to use next time through
the loop.
- loop back to the first step.
Note that port 1 is treated as an input port, and port 2 is treated as an 
output port. This need not be the case, and other experiments where it ls 
not, will be performed. 
2.4 Another Look at Asynchronlcity 
Given the above basic program structure, some consequences of the 
asynchronicity between the microprocessors can be described. 
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Presume that each microprocessor in ASINM is running the same program as 
the others. (Remember·: They need not be, since the EPROMs may be 
programmed differently, and the switches may be set differently, from 
processor to processor.) The fact that the processors' clock signals are not 
synchronized implies that the processors will not execute instructions at 
identical rates--one will execute more instructions per second than the rest, 
another wlll execute fewer than the rest, and the rest will fall somewhere 
1n-between. Looking for a moment at interactions between just two of the 
microprocessors, note that no matter how small the difference in operating 
frequency is, the faster processor may occasionally write to port 2 twice 
between times that the slower processor reads its port 1.1 This means that 
the first value the faster processor writes will not be read by the slower 
processor, and wlll be "lost". In most conventional computers, this would be 
completely unacceptable. Exceptions are when some process in a 
conventional computer produces unneeded data and this data is intentionally 
sent where it will be lost (to the "bit bucket"). 
The asynchronicity between the processors also causes another event which 
ls generally considered undesirable in computer systems. A microprocessor ls 
a digital device, which means precisely that voltages within the device are 
categorized into ranges--a high range and a low range. The high range of 
voltages represents a 1, and the low range represents a a. Any voltages 
within the high range produce the consequences appropriate to a 1; any 
voltages within the low range produce consequences appropriate to a a. 
Between the upper limit of the low range and the lower limit of the high 
range lies a range where the consequences of the those voltages are 
undefined. They may act as a l or as a O or as something else altogether. 
Voltages must change continuously. That is, they cannot Jump from one 
value to another without passing through the values in-between. Therefore, 
1 The argument assumes the read and write operations occur 
instantaneously. However, they actually take a finite duration. To be 
consistent with this, the argument need only be modified by stating that the 
periods of the clock cycles must differ by at least twice the read time, if 
there are to be two complete writes between the reads. 
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in a digital system, it happens that a voltage in a particular part of the 
circuit, at particular times, falls between the high and low ranges on its way 
from one range to the other. (That's why the region of undefined 
consequences ls called the 'transition region'.) 
In conventional computers, the problem presented by the transition region is 
solved by synchronizing the parts of the system so that no reading of 
signals happens when those signals may be changing from the low to the 
high (or the high to the low) range. For the interactions between the 
microprocessors in ASINM, no such precaution is taken; there is, therefore a 
probablllty that one microprocessor will read a signal whlle another is 
changing it. Such interactions must be counted by the experimenter as 
'unpredictable', since the behavior of the microprocessors is not defined. 
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CHAPTER S 
THEORETICAL BACKGROUND 
The overview of ASINM (Chapter 2} describes the structure ot the network, 
and, by way of describing the structure, makes some comparisons to other 
computer systems. This chapter elaborates on the essential features of' 
ASIN'M and presents the nature of the questions to be researched with it. 
3.1 Computer Engineering and Problem Formulation 
To work with ASINM is to become involved in two distinct worlds of 
discussions and ideas. World One is the world of computer engineering 
wherein people invent machines, which they can analyze, to perform certain 
desired tasks. World Two is the world wherein people make observations and 
descriptions of problems that need to be solved. 
The essential distinction between the worlds is this: The computer engineers 
build systems which can be analyzed with the techniques they have. whereas 
the formulators of problems are not always able, or willing, to make the 
systems they observe fit available analysis techniques. Both worlds deal with 
"systems": the first deals with created, artificial s;fstems; the second world 
deals with "observed" systems, sometimes natural, sometimes created. 
It is also the case that a computer engineer may fall on the other side of 
this distinction. For instance, much o! the actual work in computer 
engineering is centered around dealing with computer systems which, 
although designed to perform a task reliably, are- so complex that they 
display unanticipated behaviors. 
And, from the other side of the fence, formulators of problems often find 
themselves changing their formulations so that a solution, under some known 
method, comes easily. 
What is important in this discussion is the distinction between the two 
worlds of discussions and ideas; of lesser importance, is on which side some 
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endeavor may be. Keeping this distinction in mind ls important to 
discussions of ASINM because each side makes requirements where the other 
side has no concern, and shows no concern for some of the other side's 
strongest requirements. 
3.2 Terminology 
While these distinctions in terminology are usually not of practical 
importance when speaking within either or the two worlds, the differences 
between the worlds lie in their treatment of the notions behind these terms. 
3.2.1 The Machine 
Whether we set out and build a device--thereby setting ourselves the task of 
"solving it", or whether we look at the world in which we say we live-­
thereby setting ourselves the task of llving in it, what we deal with are 
abstractions. Through perception and description we generate nests of 
relations: abstractions. 
I use the word 'machine' when I wish to refer to a set of relations holding 
within a set of components which are seen to act together.2 
Any "machine" is an abstraction. A machine may or may not be embodied by 
some material substance. In fact, a machine may be embodied by more than 
one type of substance, as a drinking cup may be made of glass, plastic, or 
paper. In any case, the "machine" we deal with, analyze, describe, think 
about, etc., is an abstraction. 
3.2.2 Trivial and Non-trivial Machines 
In this thesis, I use the term 'trivial machine' when I wish to speak of 
machines which make a one-to-one mapping from input to output. 
2 The usage given here is taken roughly from reference 13]. The 
formulation follows a pattern established in reference (41. 
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This means that a particular input always produces the same output. 
I use the term 'non-trivial machine' when I wish to refer to machines which 
change their response to a particular input, from time to time that it is 
applled [3[. 
In either case, the usage pf the word 'machine' is as in the previous section: 
the 'machine' is a set of relations. Since the 'machine' ls an abstraction, 
whether it ls 'trivial' or 'non-trivial' depends only on the abstraction, not on 
any material which may be an embodiment of these relations. This must be 
understood so that confusion can be avoided when discussing whether a 
machine is treated as trivial or as non-trivial. 
3.2.3 Analysis and Simulation 
Analysis should not be confused with simulation. Many machines which 
cannot be analyzed can be simulated. 
I use the word 'simulate' when I wish to speak of embodying a set of 
relations which are seen to hold within one set of components (definition of 
a machine), in another set of components. 
I use the word 'analyze' when I wish to speak of the manipulation of a set 
of relations, as abstractions, such that the result of those manipulations is a 
description of the behavior of the system in which the relations hold. a�· 
"ability to analyze", then, I refer to the ablllty to transform a description of 
the relations of the parts into a description of the behavior of the whole. 
3.3 Addressing the Two Worlds 
From the two worlds' approaches to machines and analysis, derive the 
questions those worlds will ask about a system. 
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World One deals with machines for which it has appropriate analytical 
methods. Any other machine ls just not considered; or, it is scrutinized for 
ways in which it can be re-described to allow for analysis. 
World Two makes its descriptions (that is, composes its machines) without 
regard to solvability by currently available analytic methods. Why is this 
the case? What is the sense of formulating problems which cannot be 
solved? The sense of this comes from the conviction that although the 
machines are not explainable, they nevertheless exhibit interesting, or 
important behaviors. One acts as a citizen of World Two when one refuses 
to give up the interest in these behaviors for any reason---including one's 
inability to analyze them. 
3.3.1 A View trom the Computer Engineering World 
To a computer engineer ASINM ls either so simple as not to merit 
consideration, or it is frustratingly complex. Those who decide that it is 
simple, often decide so based on the concise description, which can be given, 
of what the network �- This simpllcity is deceptive, and those who do not 
dismiss the network for its simple design, find that the consequences of that 
design are not simple. The frustrating complexity of the system is a result 
of the decision to intentionally violate some of the rules of computer 
engineering. In fact, these rules are violated so that unmanageable 
complexity will arise. Why create unmanageable complexity? The answer to 
this question lies not within the world of the computer engineer, but in the 
relation of the computer engineering world to the world of the problem 
formulator. 
From within the world of the computer engineer, the question which must be 
answered is: 
- What distinguishes this system from conventional computers, which are,
themselves, very complex?
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Conventional computers are, indeed, ver;f complex. What makes them 
"useful" in the ways that they are is that this complexity is a "tamed" 
complexity. The "tamed" complexity ls the complexity which can be treated, 
at some level of abstraction, as a trivial machine. Remembering that a 
trivial machine ls a machine which always responds to a particular input in 
the same way, it can be seen that changing the level of consideration 
(changing what are considered inputs and outputs) can change whether the 
machine "is"3 trivial or non-trivial. 
In the design of conventional computers, very large, complex networks of 
components are summarized and spoken of in ways which treat them as 
trivial machines. Much effort is made to guarantee that, within a certatn 
set of conditions, these complex networks will respond as do these trivial 
machines. In the design of ASINM, these guarantees are intentionally not 
made. On the contrary, the guarantee that the machine will respond as a 
non-trivial machine is made. {The Overview of the Network discusses how 
asynchronicity between the processors is used to bolster this guarantee.) 
3.3.2 A View From the Problem Formulation World 
When presented with a description of ASINM, a person involved in the 
observation and formulation of problems (whether they be problems in 
biology, sociology, music, ecology, history, etc.,•) usually asks a question to 
the effect of, r>Why build a system which cannot be analyzed, when the 
world we see ls already full of unsolved problems pressing for our 
attention?� 
What a project such as ASINM has to offer people who formulate problems 
is both its similarities to, and its differences from, the "real" problems these 
3 To put it another way: to change the definittons of inputs and 
outputs ls to "change machines", that is, to change from consideration of 
one machine to consideration of another. 
4 For discussions of formulations of problems in these fields see 
references [41. {5], \61, [7], and IS]. 
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people must attend to. While the network, ASINM, is not meant to be 
directly analogous to any particular system, it does share the following 
characteristics with many of the "real" problems: 
- Concurrent processes, which interact.
- Circular chains of causality i.e., feedback.
- Large numbers of both; processes, and circularities.
- Structurally determined behavior which is nevertheless "unpredictable"
in some sense.
The network, ASINM, can be distinguished from the "real" problems in the 
following ways: 
- ASINM ls not life-threatening.
- ASINM can be programmed, that is, reconfigured so that "What if?"
questions can be answered by observation, not by analysis.
- The study of ASINM necessarily provokes crucial questions about the
methods used to observe it. With "real" problems, phenomena which are
consequences o:f the methods of observation are often understood to be
features of "reality", or of "natural laws". In ASINM, this confusion is
difficult to make since the components and the relations between them
are stipulated, not "discovered".
In short, ASINM O'ffers grounds on which one may examine the alternatives 
one has in interacting with systems which cannot be explained. For a 
person who studies, for example, the structure of the brain, the point is not 
that ASINM is analogous to the brain, but that the person looking at ASINM 
is analogous to the person looking at a brain. 
--------------------- ·�- ---
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CHAPTER 4 
HARDWARE DESCRIPTION 
In this thesis, one of the main thrusts is to shifi from a reliance on 
language built upon notions of "input" and "output". The effort to make such 
a shift ls motivated by a desire to describe without dissection. ASINM 
however, is built of components designed and manufactured by people who 
use the language of "input" and "output" exclusively. Therefore, this section, 
the description of the hardware constituting the network, does use the 
language of "input" and "output". While an input/output description of the 
components of the network .!ffe a description, it is not a description of the 
network. With that statement in mind, on with the hardware description. 
ASINM is designed to meet the need :tor a "simple'' network that will 
facilitate the study of complexity. The simplicity is achieved by minimizing 
the number of parts associated with each node of the network. This 
minimization effort resulted in there being only 9 parts for each node or the 
network: 
- 8751 micro-controller integrated circuit.
- Port O connectors (24-pin DIP sockets}, designed to support banks of
LED's or ribbon cable connectors.
- Port 3 connectors (16-pin DIP sockets), designed to support banks of
DIP switches or ribbon cable connectors.
- Timing crystal and two capacitors to complete 8751 clock circuit.
- reset circuit: one resistor, one capacitor.
- power-supply decoupling capacitor.
There are also a few components dedicated to the network as a whole, not 
repeated tor each node: 
RS232 line driver and receiver chips 
- "master" port 3 connector. (See description of Port 3 connectors
below).
- power supply +5V, +-12V.
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The bulk of this network ls in the wires and the connectors, and of course, 
the microprocessors. 
4.1 Ports 1 and 2 
The heart of the network ls the set of connections betweeh the bi ts of 
Ports 1 and 2 on all of the processors. The following sections describe the 
pattern of connections that make up the network, and the electrical 
characteristics of the 8751 ports 1 and 3. 
4.1.1 The Network Connection Scheme 
The connection scheme of this network was designed according to the 
criteria: 
- maximize the connectivity.
- minimize the arbitration involved when a processor uses the paths of
connection.
The connection scheme connects every 8751 micro-controller to every other 
8751 via two wires. Figure 3 is a block diagram showing the overall pattern 
of connections in the network. 
Since any one processor is connected to every other processor by two bits, 
and there are seven "other" processors in the network, this one processor 
must dedicate 14 bits to connections to other processors. These 14 bits are 
taken from ports 1 and 2. The two bits left over from these two 8 bit 
ports (2"8 - 14 = 2) are used to connect the processor back to itself. 
In order to formulate the rule for connecting the processors, 
Let X and Y be variables taking values from O to 7. 
Let p and q be variables taking values 1 a�d 2.
Let U be the label meaning "processor" and let P be the label meaning 
"port". 
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Then any bit on any port on any processor within the ne-twork may be 
denoted as 
UX.Pp.Y 
The above expression, then, refers to bit y (.Y) of port p (Pp) of 
processor X. 
For example, processor O, port 2 bit 3 would be UO.P2.3 
With this nomenclature, the connection rule of the network may be stated 
as: 
Connect UX.Pp.Y to UY.Pq.X for p<>q 
Stated in words the rules are: 
- Always connect a port 2 bit to a port 1 bit (i.e. p<>q).
- Bit number Y of processor X should be connected to bit number X of
processor Y.
When building the network, one could proceed by connecting all of the port 
1 bits of each processor. When this is done, all of the port 2 bits will have 
been connected, too, since each port 1 bit connects to a port 2 bit. 
The formula above, however, ls given without setting values for p and q 
(except that they be not equal) because one may want to ask where a 
particular port 2 bit is connected. 
4.1.2 Electrical Characteristics o! Ports l and 2 
Of the four ports of the 8751--any of which could have been used for the 
connection scheme of the network--ports 1 and 2 were chosen because port 
O does not have the same electrical characteristics as the other three ports, 
and port 3 perfonns several special functions, such as interrupt inputs, timer 
inputs, and serial communication receive and transmit. 
Both ports 1 and 2 are bi-directional ports--that is, they may be used as 
input or output ports. In fact, the bits within one port may be configured 
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individually for input or output. To configure a bit as an input bit, the 
software must write a 1 to that bit. This causes the port pin to be 
electrically weakly pulled up. The software may then read the value of the 
bit, and will read a 1 unless some external circuitry has pulled the bit low, 
in which case the software would read a O. The converse situation does not 
work, meaning that external circuitry cannot pull the voltage on a port pin 
high if the software has written a zero to it. 
4.2 Port o LED Connectors 
All port O pins from the micro-processors are brought out to connectors to 
facilitate expansion and monitoring of the network. While the connectors 
provide this general functionality, the size and pinout of the connectors 
were chosen to !it banks of LED's (light emitting diodes). The LED's are 
one way of representing the activity of the network. What signals are 
displayed on the LED's ls under software control, thus rigidity of monitoring 
capability due to hardware design ls avoided. 
The pinout of the Port O connectors is shown in Figure 4 and their locations 
on the network board are shown in the component layout diagram, Figure 6. 
Figure 5 shows the detail of the cluster of components associated with each 
microprocessor. 
4.3 Port 3-DIP Switch Connectors 
Port 3 of the 8751 is used as a general-purpose port. No special function is 
dictated by the construction of the network board. All of the signals from 
the port 3's of the processors are available at the connectors. 
There are exceptions to the "no special functions" statement, however. 
Port 3 is treated by the first software experiments as a control input. The 
program uses the value that lt reads from port 3 'to control several of its 
functions, such as delay loop time and selection of transformation. 
The board is wired to allow 8-bit DIP switch packs to be plugged into the 
network to serve as inputs (lf the software reads port 3). Since port 3 is a 
----------------------- -- --- --
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bi-directional port, all that is required to generate lhputs are switches 
which can pull the pin voltage low, or let it noat high. (The voltage does 
not actually "fioat" since it is pulled up by the 8751 port drivers). 
The DIP switches were built into the network to fulfill this function. In 
addition, a ninth switch pack was added to act as a "master" switch. 
Instead of tying the common pin or all the DIP switches directly to ground, 
they are tied to one of the "output" pins of the master DIP switch. Thus 
all eight port 3 bit O's may be tied to ground ONLY if the master switch bit 
O is closed. This produces a wired OR function between bit X of the master 
switch and bit X of any of the port 3's. Figure 7 shows the circuitry for 
the port 3 bits. 
This ninth switch arrangement is designed with two requirements in mind. 
The first requirement is the ability to provide the same control (port 3) 
Input to all of the processors. This ls easily accomplished by closing all bits 
of switches swo through SW7. swa then has ncontrol" of the signals going 
to all port 3 bits in the network; if any of its switches are open, the 
corresponding bits on all processors will fioat high. All bits that swa
closes, wHl be read as zeroes on all corresponding port 3 bits. 
Secondly, the circuit provides the abllity to place independent patterns on 
the port 3 bits of each of the processors. If all bits of SW 8 are closed, 
then opening a bit on SWx allows only that pit on Ux.P3 to float high, while 
all of the other processors are unaffected. 
There is a third possibility which arises as a consequence of the design, and 
that is to control some bit planes with the eighth switch (by opening or 
closing it while all other bits on that plane are closed) while letting the 
other bits be controlled independently at the processors (by making sure that 
the swa bits tor that plane are kept closed). 
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Figure 7. Circuit diagram for port 3 bits 2 through i 
4.4 RS232 Serial Communication Support 
ASINM includes circuitry to support serial (RS232 standard) communication 
with the processors in the network. The 8i51 's have a special multi­
processor serial function which allows several processors to listen to the 
same receive line, but only respond to the signals when thi:y are addressed. 
Since the serial communication features are not used i'n any of the 
experiments listed in this thesis, discussion of the serial communication 
system here is limited to the circuitry. The ASIXJ.I networl( allows 
communication to the eight processors, given that the processors are 
programmed to only speak when spoken to. This is accomplished by making 
proper aggregates of the receive and transmit lines coming to and from the 
processors. Figure 8 shows the pinout for the serial communication 
connector. 
• 7 
RX TX
2 3 + 
• 
089-1 Connector
(from Component side) 
Figure 8. Serial communication connector pinout 
4.4.1 Transmit Lines 
The aggregation of the transmit signals from the processors is accomplished 
by ANDing all of the transmit lines together.!! Figure 9 is the circuit 
diagram for the transmit lines. Note that the following conditions must hold 
for serial transmission from the processors to work. 
- Only one processor at a time should transmit.
- Port 3 bit 1 (the serial transmit bit) of all processors must not be
pulled low. Pulling any of the transmit lines low will cause the
aggregate to appear low, thus blocking any transmission of signals.
4.4.2 Receive Lines 
No special considerations would have to be made to aggregate the receive 
lines were it not for the fact that Port 3 bit o (the serial receive line) is 
connected to the DIP switches. If the DIP switches were not present, the 
receive line could simply be chained from one processor to the next. This 
would cause all receive lines to be driven with the same signal. 
Unfortunately, all receive lines (Port 3 bit O llnes) would also respond to 
every one of the B DIP switch bit O's being pulled low. 
In order to allow the switches to generate inputs to the processors 
individually, and the serial receive signal to drive them collectively, a set of 
diodes were used to isolate the DIP switches from the receive line. 
Figure 10 shows the circuitry involved with Port 3 bit 0. 
This circuit can be understood by noting when the diodes will conduct. 
Since the circuit is duplicated for processors 4 through 7, consider only the 
!I The final gate in the ANDing chain is actually a NAND gage. The 
inversion performed by this gate ls for the purpose or adapting it to the 
RS232 standard, not aggregating the transmit signals. Therefore I speak of 
ANDing the signals together, not NANDlng them. 
---------------------- -- ----
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portion for processors O through 3. Call the node of the circuit connecting 
the serial receiver to the diodes SER. 
When node SER ls high, pulling any of the bits low reverse-biases the diode 
associated with that bit, therefore the current does not flow, and the diode 
carries the full voltage drop from high (on SER) to low (on the port pin). 
When node SER ls low, and the switch for the bit ls not closed (allowing 
the port pin to pull itself up), the diode ls forward-biased and therefore 
conducts, bringtng the port pin voltage down to �0.6 volts above the serial 
receiver's low output voltage (0.2V typ.). The resulting pin voltage ls then 
0.6 + 0.2 = O.SV, which ls within the limits detected by the 8751 ports as a 
low input. 
The cases where both the switch and the serial driver are driving the port 
pin to the same signal (high or low) clearly causes no conflicts. 
4.4.3 Additional Serial Communication Resources 
Two serial line receivers are unused and available. Possible uses would be 
to tie them to one or both interrupt lines of the processors and let the 
modem control lines of the computer on the other end of the serial cable 
interrupt the processors of the network. Such capability could form the 
core of an interface between the network and a monitoring or controlling 
computer. 
4.5 Clock Circuitry 
The clock circuit used ls one suggested by the 8751 Architectural Overview 
in the Intel Embedded Controller Handbook. No special mention need be 
made here of the clock circuit, except that each processor has its own clock 
which is in no way synchronized with any of the other processors' clocks. 
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The crystals currently ln place ln the circuit are 5.0688 Mhz crystals. The 
capacitors are 30pF ceramic capacitors. 
4.6 Reset Circuitry 
The reset circuit is the standard one suggested in the Intel documentation 
for the 8751H. The only peculiarity is that, although each processor has a 
reset capacitor and resistor wired into the board next to it, and connected 
to the reset pin, all of the reset pins in the network are connected together 
by a single wire. This wire comes to a momentary contact switch, allowing 
the user to manually reset the processors without having to power down the 
network. The peculiarity ls that all of those separate resistor capacitor 
pairs drive the same electrical node in the circuit. Therefore, every 
processor receives the same waveform on its reset pin. Multiple reset 
circuit components were built into the network so that it would be easy to 
modify it to reset the processors individually. It's much easier to solder 
components onto the board before the rest of the wiring is done. 
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CHAPTER 5 
SOFTWARE DESCRIPTION 
ASINM was built in order to facilitate the study of complex systems. 
"Complex systems" here refers to systems which are non-linear (the functions 
of components depend on the actions of other components) and which do not 
allow the investigator to control some or all of the important characteristics 
of the system. One of the goals in designing ASINM was to make a clear 
distinction between the characteristics which the experimenter could control, 
and those which the experimenter could not control. Some of the 
experiments described in this thesis could have been performed on previous 
network designs, or some of the large commercial multi-processor computers 
except that the combined tasks of building (or gaining access to), and of 
learning to program those systems obscure the experimenter's view of the 
complexity to be studied. The complexity to be studied is hidden behind 
unwelcome complications. 
This chapter describes some of the software necessary to get the 8751 
microprocessor running, and some of the programming techniques which were 
used ln the first experiments with the network. This information should 
serve both to lllustrate the relative simplicity of experimenting with this 
network, and to help beginning experimenters with their software designs, 
5.1 Programming the 8751 
The 8751 ls, in Intel's terminology, an embedded micro-controller. What this 
qieans is that the chip is designed to be put into a system which does 
"something" (therefore the word 'embedded') and to allow the "something" 
that the system does to be controlled according to a program running on the 
8751 (therefore 'controller'). The 8751 has several features useful in control 
applications built into its hardware. From one application to another, not 
all special features will be used. Fortunately, the chlp was designed so that 
unused features would be unobtrusive. Therefore, only when some special 
hardware feature (such as the serial port, or a timer) is used does the 
software have to write values to the registers which control that feature. 
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The first experiment run on the network ls shown in Listing 1 in the 
Appendix as an example of the minimal amount of preparation needed. 
The preparation code is the three lines under the label ·"init". Setting the 
stack pointer to address #02FH prevents the stack from interfering with the 
banks of registers or the bit-addressable portion of RAM. Moving #OFFH to 
ports 0, l, and 2 sets the ports up so that they may be used as input ports. 
This program uses only Port 1 as an input port, but O's are written to the 
other ports just to serve as initial output values (this is completely 
optional). 
The next level of preparation comes with the use of the serial port. The 
code example in Listing 2 shows how to set the port up to allow for 
interrupt driven serial I/0. Since the comments written into the code 
document the purposes of each statement, and since the serial port software 
has little impact on the experiments described in this thesis, no further 
description of the serial port software need be given here. 
5.2 Network Programming Elements 
Several of the techniques used in the programs running on the network are 
described in this section. The items are described here so that they need 
not be explained in the experiments section. 
5.2.1 Delay Loop 
A subroutine which causes the processors to "Idle" is included to serve two 
purposes. First, since the processors have a clock cycle that is in the 
MegaHertz range, changes in the network would take place too quickly to be 
monitored by watching the LED's. The delay subroutine makes the processor 
perform its transformation less often, thereby keeping the state of the 
outputs stable longer. Second, the character of the interactions between the 
processors in the network can be very dependent on the timing relations 
·-----------------
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between them. The delay subroutine included lets the software set the 
amount of delay, thereby giving some control over the variations of timing 
relations between the processors. Listing 3 in the Appendix shows the code 
for the programmable delay loop (near the end of the program). 
The clocks of the eight processors in the network are compl_etely 
independent. Although the crystals controlling the clock frequency are 
nominally the same (5.0688 MHz), there will always be some difference in 
operating frequency from one processor to the next. These differences in 
operating frequency have consequences for the interactions between the 
processors of the network. The experiments performed on the network are 
based on program loops--that is, some operation performed repeatedly. The 
amount of time between repetitions of the operation will be determined by 
the number of instructions ln the loop, and by the operating frequency of 
the processor. Suppose that two processors' crystals differ in construction 
by one part in ten-thousand. Let's look at several other ways of 
representing that difference in processing speed: 
- Since the operating frequency is roughly five million cycles per second,
each second will result in one processor getting ahead of the other
processor by 500 cycles.
- The average instruction takes 24 clock cycles, therefore the difference
in processor speeds can be understood as one processor executing
approximately 20 ( = 500 I 24) more instructions each second than the
other executes.
- If the program loop is 100 instructions long (most are much shorter
than that) after five seconds of execution time, the faster processor
will have executed the entire loop one time more than the slower
processor did.
To a person watching the network which has been running t'or 5 seconds, 
the interval separating changes of state of two processors is imperceptible 
(they are only five one-hundred-thousandths of a second apart). To the 
processors interacting with each other, however, this interval is very large. 
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For the interactions between processors, the number of complete program 
loops by which one is ahead of the other is less important than the interval 
separating the times when each processor performs a particular part of the 
program loop (especially inputs and outputs}. In general, the differences in 
operating speeds between processors will tend to make that interval shift. 
The situation can be described as one of "phase" shift. Expressing the phase 
relation between two processors as a percentage would give a rate of phase 
shift equal to 20% per second ( = 100% of the loop, per 5 seconds) for the 
above e:xample. 
The effect of a subroutine such as Delay, which merely adds to the number 
of instructions ln the program loop, is to vary the rate of phase shift 
between the processors. Clearly, from the above considerations, the rate of 
phase shift can be changed by increasing the number of instructions in the 
program loop. The absolute relation, however, cannot be controlled since it 
is determined by the particular crystals used as well as by the number of 
instructions in the program loop. 
5.2.2 Function Jump Table 
The 8751 is a microprocessor with 4K bytes of EPROM built into it. This 
provides the basic capacity for programmability of the network. When 
making experiments on the network, however, it is obviously unwieldy to 
erase and reprogram the EPROM whenever moving from one experiment to 
the next. In the course of developing the network, several techniques to get 
around that problem were considered. 
Probably the most versatile technique developed is to program a simple 
"interpreter" into the processors. The interpreter would read a sequence of 
bytes stored in RAM (128 bytes of RAM are built into the 8751}, and 
interpret those bytes as instructions to perform pieces of transformations. 
Designing a transformation, then, would be done by selecting the pieces of 
transformations to put together. The string of bytes could be loaded into 
the processors from a host computer through the serial communication 
----------··-------- --
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channel. Under this method, the EPROM's would only have to be 
programmed once, with the interpreter and the pieces of transformations. 
From then on experiments would be "downloaded" from another computer. 
While providing maximal nex1b111ty for minimal repr.ogramrning of the EPROM, 
this method requires a host computer be present when experiments are being 
run. 
Since ASINM ls intended to be a portable demonstration tool, as well as an 
instrument to be used in the laboratory, a second technique which allows 
ASINM to stand alone was developed. The technique is to program the 
EPROM with a number of complete transformations and code which would 
allow external signals to select the transformations. The external signals, in 
the experiments that have been run on the network, come from DIP switches 
attached to port 3. The software programmed into the EPROM, then, simply 
reads port 3 each time through the loop to determine which transformation 
is to be performed. This technique is not as versatile as the "downloading" 
technique because lt requires that one knows what transformations one will 
want to have the processors perform, at the time of programming the 
EPROM. However, the simple jump table algorithm used allows up to 128 
transformations to be programmed Into the network at one time. So a. little 
planning can lead to a long time of experimenting between EPROM 
programming sessions. 
The switch-selected transformation technique uses a special instruction of 
the 8751 which causes the program to branch to an address complited as the 
sum of the data pointer {DPTR) and the accumulator (A). This instruction ls 
used to lmplem�nt a case-type branch by loading the base address of the 
jump table into DPTR, and loading the offset into that table Into the 
accumulator. For a jump table, calculating the offset into the table ls 
simple: A JMP instruction takes 2 bytes. Therefore, to jump to the Nth 
item in the table, the accumulator should be loaded with N·2 (accomplished 
in the code by a shift left). Listing 3 of the Appendix shows the 
transformation-selecting code. 
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The code as lmplemented a'nd as described above gives the experimenter 
control over which transformation is running on the processors at a given 
time. The branching structure takes a byte value which happens to have 
come from port 3 and branches to the corresponding transformation. That 
byte need not come from port 3, however. A set of experiments could be 
performed, based on this branching structure, in which the values produced 
by the network determine the transformation that will be run. 
5.3 Maintenance Programs 
A few programs have been written for the processors of the network which 
are not properly "experiments" of the type proposed and described by this 
thesis. They are, however, Interesting to consider, and shed some light on 
the workings of the network. The two programs described here are 
ShowSwltches and WakeUp. ShowSwltches ls helpful as a diagnostic to 
check the wiring of the network, and WakeUp gives some insight into the 
start-up characteristics of the particular 8751 chips installed in the network. 
ShowSwltches ls a very simple program: It reads port 3 and writes the value 
it finds to ports o and 2. Writing the value to port o displays it on the 
LED's, and writing the value to port 2 injects it into the network. As a 
diagnostic, ShowSwitches allows the experimenter to confirm that the 
connections to the DIP switches on port 3 and the LED's on port O are all 
in place. 
ShowSwitches can also be used to verify that the transformations were 
properly programmed into the 8751 's. Set all but one processor to run 
ShowSwitches, and set that other one to run the transformation to be 
checked. The processors running ShowSwltches can then be used to input 
constant values to the processor being tested. The output of the 
processor being tested can be observed to check that the transformation is 
performing as expected. 
Wakeup displays the order in which the microprocessors start up after a 
reset. It answers the question, "Who gets there first?" It relies on the fact 
that the output ports of the 8751 carry high signals while the processor is 
----··--------
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reset. It also uses the fact that every processor is connected to every other 
processor. The program writes zeros to all of its port 2 bits as one of its 
first tasks. It then reads port l and stores this value. The program then 
goes into a loop where it reads port one and compares it against zero. 
When the value from port one is zero, the processor then displays on the 
LED's the value it initially read from port one. 
The first processor which comes up running wlll find only one port 1 bit 
pulled low--the one on which it connects back to itself. The second 
processor will find two bits low: its own "loop-back� bit and the bit coming 
from the first processor. This process goes on, until the last processor 
comes up and immediately finds all bits low. At this time the experimenter 
can look at the LED's and determine the ·order in which the processors came 
up. 
The question, "Which processor comes up first?n ls less important than the 
question, "Will they always come up in the same order?" This, of course, 
can be answered by repeating the experiment. 
Running Wakeup with a particular set of microprocessors in the network 
shows whether the variation in start-up times will be significant to the 
interactions between them.5 If they all show the same initial port l value 
(0), then the differences in start-up time are not significant. So far, this 
has not happened. 
6 The results of Wakeup are also affected by any differences in clock 
speed. In strictest terms, the program should be thought of as an indicator 
of the combined effects of start-up time and of clock frequency. The start­
up differences, because of the broader component tolerances involved, will
generally produce a much greater effect on the results of Wakeup than will
differences in clock frequency. 
-------------------- -- -- ----
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CHAPTER 6 
EXPERIMENTS 
The experiments presented in this thesis are simple ones. By 'simple' I mean 
that explanations of the network's activity can be found by consulting the 
components of the network. As discussed in previous chapters, this 
.. explainabilty .. is directly related to the character of interactions between 
the components. In the experiments below, the interactions are analyzable-­
within limits--by conventional methods and terminology. However, 
examination of these experiments brings the experimenter close to a border 
which ls too little explored, namely: the border between artificial, 
controllable systems which are easily analyzed, and natural (or artificial) 
systems which are not controllable and not easily analyzed. ASINM is an 
artificial system within which relations may be specified. In that sense, it is 
controllable. Yet it is not easily analyzed. The discussions based on the 
experiments explore the limits of explanation of complex systems. Some of 
the material, then, ls necessarily explanatory. Much of the fun comes from 
what happens to our beloved methods of explanation when they are pushed 
just beyond where they should be applied. 
6.1 Experimental Procedures 
In the experiments described here, the following guidelines apply. 
1) The programs are all of the structure7 
- read a value from port 1 (all eight bits).
- transform that value (A) into another value (B).
- write B to port 2.
- write B to port o.
- Delay--perform nap's (Null OPerations) for a while.
- loop back to the first step.
7 This structure differs from the one presented in the overview of the 
Network. Here it ls presumed that one experiment is being run. Therefore 
no mention is made of the mechanism to select the experiment. 
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2) The procedure followed by the experimenter is
- set the port 3 switches to select the transformation and the delay.
- press the RESET button to start the microprocessors.
- watch the llghts.
From this it can be seen that the two items the experimenter may set are 
the transformation and the delay. 
6.2 The First Experlment--Invert 
Setup. The transformation applled in this experiment is to invert the bits 
that were read on port one, and write them to port 2·. The delay constant 
is set so that the processors complete the program loop about once every 
half second. 
Results. This experiment, being the first run on the network, proved very 
revealing. At first glance the result seemed nonsensical--as though the 
network were wired incorrectly. Further observation lead to the following 
descriptions: 
1) One light on each processor blinks periodlcally--changing about once
every half second.
2) The rest of the lights are either on or off, but not changing.
3) After ASINM was left running for an hour, the blinking lights no
longer seem to change simultaneously, and the non-blinking lights still
have not changed.
Consider these observations along the following lines: 
- The block diagram of the network suggests that a great many
circularities could be generated within: the network. Which circularities
depends upon the transformations performed by the microprocessors.
What are the signal paths for Invert?
Figure 11 !s a diagram which answers that question (not all paths are 
shown). Invert is clearly a special case among the many possible transforms 
that the rri.icroprocessor could perform. It is special In that each bit coming 
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Figure 11. Signal paths for •·rm·ert'' 
------------------ -------
in on the port is treated independently of the others. That is, if it comes 
in as a 1 it goes out as a 0--no matter what the values on the other bits 
are. This would not be the case for a transformation such as "Add 43'' or 
"Multiply by 7". In Figure 11, it can be seen that there are indeed many 
circular paths- of causality in ASINM running Invert. There are, however, 
only two � of paths: Those which pass through a single inversion and 
those which pass through two inversions. 
The blinking Ughts are lights along a single inversion path. Note that there 
will be one of these on each processor, since each processor loops back to 
itself on one bit. 
The unchanging lights are along double inversion paths. Since in a binary 
system, inverting a value twice returns that value, the double inversion path 
is stable. This can be seen by stipulating a value at some point along the 
path and following it through the transformations back to the same point. 
Clearly, the two output pins in a double inversion path must contain opposite 
values, since the transformation forces them to be the inverse of each other. 
This means that there should be as many lights ON in the network as there 
are lights OFF. This is indeed the case. 
N'ote, however, that this stability of the double inversion path would not 
necessarily be the case in a synchronous system. Two ON's may coexist or 
two OFF's. 
6.3 The Second Experiment: Rotate Lett with Constant Delay {RLC) 
The design of the next experiment was motivated by a desire to "mix up" 
the signal paths, so that they would not be as simple as those in Invert. 
The transformation for this experiment is 
- invert the bits
- rotate left.
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The rotate left operation moves the value of each bit position into the bit 
positlqn to the left of it. The left most Mt value ls moved into the right 
most position.- Blt 7 is the left most bit, and bit o is the right most, 
The delay constant 1s a..galn set so tha� the loop is _performed �bout once 
every half second. 
Observation of the netWo:rk lead tO the descriptions: 
1) None or the lights appeared stabie, i.e. unchanging,
2) No pattern of ehange wa.s apparent; after many b-0urs and ma.nY
observers.
Many nbservers noted a *feel"' of regularity, or a _rough impression that the 
patterns Were "shifting_ over whUe changing". Most _of' the descr!ptitinS spoke 
of "changes of sta_te" or the· network, Which is understandable, since t6 our 
observations. the intervals between the individual processors' changes is 
imJ)er:ceptible. It should be noted here that the processors "change at the 
same time-u in the domain of the observers' attempts to describe the 
network's aetivit.,,v, but the processors do not change at the same time in the 
domain of interactions between the p!'oeessors. 
From the experience with the Invert and Rotate Left e:qio:riments, several 
questfons arose: 
- What are the signal paths tor Rot:fte Left?
- Do the signals cross all processors "before looping back on themselves?
- What would happen if the delay tlrne used- on each processor differed
from the delay time used on the others?
That last ques;ion spurred the next experiment. 
6.4 The Thlrd Experiment: Rotate Left, with Varlable Delay {RLV) 
This third experiment was designed before the capactty to s.et the delay 
times. by switches was built Into ASlNM. To produce differing delays among 
the processors without ha.ving to program each processor differently, ·the 
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delay time ls made to depend on a value calculated by the microprocessors. 
(See the Chapter �software Description" and the code listings in the 
Appendix for the precise relation between output value and delay time.) The 
output of the transformation is the value used to determine the delay time. 
The transformation is still 
- Invert the bits
- Rotate left
The results of the RLV experiment differ greatly from those of Invert and 
RLC. The first difference is that the results are not always the same.8 
They are of two types: 
1) The lights throughout the network change, until gradually fewer and
fewer llghts change. Eventually all changes cease.
2) Some lights in the network eventually stop changing, while others
continue changing--for hours. Generally a repeated sequence of
changes can be found.
Several significant points can be made from these results. 
1) The network running RLC, in which the microprocessors all march
along at nearly the same rate, does not seem to have eigen-states--at
least it does not show them Ill. The network running RLV--which ls
the same transformation--does have eigen-states and finds them fairly
quickly. 
The next question which arose, prompting a change of experiment, was "Does 
the ability to find the elgen-states come from the dependency of the delay 
time on the output value? Or does the abllity to find the eigen-states come 
from the mere variation of delay times?" 
8 The use of 'same' to describe the results of RLC and Invert must be 
qualified: Those experiments seldom resulted in the same configuration of 
lights on the network. However, the descriptions of results given fit each 
repetition of the experiment: For Invert, because a pattern was found; for 
RLC, because no pattern was found. 
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6.5 The Fourth Experiment: Rotate Left with Selectable Delay Times 
BY the time those questions arose, the switches on port 3 had been installed. 
The wiring of the switches is such that the values fed to the port 3's of all 
of the processors may be controlled all together, or separately. The 
software now checks the upper 3 bits (bits 5, 6 and 7) of port 3 each time 
it enters the Delay subroutine. That value ls used to set the delay time. 
The transformation is once again 
- Invert the bits.
- Rotate Left.
This time, however, the delay may be set by the experimenter and may be 
changed at any time during the course of the experiment. Of the 
investigations into this experiment, the following merit consideration: 
- With all eight processors set to the shortest delay, start the network.
The individual changes of the lights happen too fast to be seen. What can 
be seen is varying brightness of the lights (the more often a light is on, the 
brighter it appears). 
- Increase the delay of one of the processors.
All activity seems to slow down to the rate of the processor whose delay 
was increased. Are the changes all happening at the rate of the slowest 
processor? 
To answer this question 
- Set all eight processors to run with a delay long enough to show
individual changes of lights.
- Increase the delay of one or the processors.
The activity of the network no longer seems to run at the rate of the 
slowest processor. What can be seen is that each time the slowest processor 
changes its output, the consequences ''ripple through" the network. 
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The original question "Does the ability to find the eigen-states depend on 
the variation of delay" has not yet been answered by these investigations. 
To address that question the following was devised: 
- Set all eight processors to run with the shortest delay.
- Change the delay of one of the processors, several times while the
network is running.
This investigation reveals the surprising result that changing the delay 
several times (the number of times required varies from attempt to attempt) 
brings the network to an eigen-state! Simply slowing down one ot the 
processors does not. 
6.6 Signal Paths of Rotate Left 
At this point, with the above investigations into R6tate Left with various 
types of delay, it ls useful to look again at the notion of signal l)aths 
through the network. 
It turns out that there are only four distinct signal paths in ASINM running 
the Rotate Left transformation. Two of these paths are traced in Figures 12 
and 13. The other two paths are similar to the one in Figure 13. 
Both types of signal path, cross every microprocessor twice. The difference 
between the two types of paths is that the f'lrst passes through each 
microprocessor twice before moving on to the next. The second path crosses 
once, moves on to others, and then returns to cross again. 
Either type of path could be represented simply as a circle of sixteen 
inverters. Looking at the paths this way, one can see how having some 
processors slower than others would tend to sta:bi_Hze the values in the loop. 
If one inverter, (call it 'A') is changing its output slowly and the other 
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Figure 12. Signal paths for "Rotate Left", #1 
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Figure 13. Slgnal paths for "Rotate Left", #2 
inverters are changing frequently, the inverter which reads the output of A 
(call that inverter 'B1) will read the same value from A several times. Each 
of those times (since an inverter is a trivial machine) that input value will 
produce the same output value. The next inverter in the chain will be in 
the same situation as B--namely repeatedly reading a signal which is not 
changing. If all inverters except A read, transform and output frequently, 
but A does so infrequently, the consequence of that (unchanging) value may 
have time to travel through the loop of inverters back to A's input before A 
gets around to reading it. If this is the case, A will read a value at its 
input which will produce the same value it produced last time9--again, no 
change! 
It is important to understand the situation of the 15 fast inverters connected 
to 1 slow one. However, it ls not quite the same as the Rotate Left 
program running seven processors with short delays and one processor with a 
long delay. The reason it ls not the same ls that one processor with a long 
delay ls equivalent to two inverters with the � long delay! Therefore, 
the consequences of the "constant" (infrequently changing) value can never 
travel all the way through the loop of 15 inverters before the initial 
inverter (A) reads its input again. The rippling will be stopped by the other 
inverter with a long delay. 
9 The reason the value will be the same is this: Performing fifteen 
inversions ls equivalent to performing one inversion (as is performing any 
odd number of inversions). We know that the value A read last time was 
the inverse of the value it output last time (that's the definition of the 
transformation!). Therefore the value A reads this time (which ls the result 
of those 15 inversions of the value it output last time) ls the same as the 
value A read last time. 
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CHAPTER 7 
CONCLUSIONS AND PROJECTIONS 
The preceding chapters have presented material about the construction, 
details, and purposes of ASINM to give the reader an image of the 
orientation involved with working on such a project. Also presented were 
the methods by which experiments may be run on the network. 
Two further experiments, not yet performed, deserve mention in this thesis 
since they involve significant shifts in ways of looking at the network. 
7.1 "Bi-directional" Processing 
The ports 1 and 2, used tor the interconnections between the processors, are 
arbitrarily treated as input (port 1) and output (port 2). In the experiments 
performed so far, the software only reads from port 1 and only writes to 
port 2. This allows analysis of the network to proceed under the notions 
"input" and "output". If, on the other hand, the software both writes to and 
reads from both ports, then the distinction "input/output" becomes virtually 
useless. 
In the "input/output" experiments, the software does, in fact, write to both 
ports. The only value it writes to port 1, however, ls OFFH {l's on every 
bit). As explained earlier, this allows external signals to. pull down the 
voltage on the port pin, causing the processor to register a O when it reads 
the pin. If, however, the software writes values other than OFFH to a port 
it will later read from, any bits it has written as zeroes will be read as 
zeroes, regardless of external activity. 
The situation at the points of interconnection can be viewed in another way 
(other than as inputs and outputs). The wire connecting two ports together 
can be said to form, with the internal circuitry of the microprocessor ports, 
a storage location. Both microprocessors have access to this storage 
location under the following conditions: 
- Either microprocessor may read the value which has been stored.
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- The value stored is equal to the AND of the values asserted by the
microprocessors.
Under this description of the connections as storage points, we can describe 
the ;network, not as a network of microprocessors connected by wires, but as 
a network of storage points which may be interconnected by the 
microprocessors. The storage points are the "nodes'' of the network, and the 
microprocessors form the interconnections. one of the many consequences 
of this shift of description is that the connectivity of the network is now 
programmable. Since the transformation performed by the software 
determines which bits will have conseqtiences on which others, the 
connectivity is truly determined by the software. In the previous view, 
where the network is described as a network of microprocessors connected 
by wires, once the wiring is done, the connectivity is set. 
To describe the new network, where direction of signal now is undefined 
and the connectivity of the nodes is subject to change requires a new set of 
conceptual tools. One proposed set starts with ''process" and "description" as 
fundamentals and builds other conceptual entities, such as "time" and "space\ 
from these {9J. 
7 .2 Acoustic Monitoring and Feedback 
In experiments with ASINM, one of the first observations to be made is that 
the range of stable behaviors which can be detected by a person watching 
the banks of LED's is fairly limited. It turns out that there are a great 
many stable behaviors which � be detected, but this number, though large, 
represents a small area of the stable behaviors one can imagine the network 
might exhibit. 
The human with an ear is a remarkable pattern detector. It detects 
consistencies that range from one ten-thousandth of a second to tens of 
seconds--a span of five orders of magnitude. 
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A set of experiments to use the ear to expand (and undoubtedly shift) the 
limits of detecting patterns in the network's behavior would be as follows: 
Some number of signals from the network are combined to form an analog 
(not digital) signal which could be fed to an amplifier and speakers. The 
delay loop included in the transformation programs would either be 
shortened, or eliminated, so that changes in the network could occur at 
audio ft'equencles. This would allow the experimenter to characterize the 
network's activities by the sounds produced. 
Monitoring the network acoustically provides the observer with an expanded 
number of distinctions to draw. An even more intriguing situation arises if 
some apparatus is provided to convert sounds into digital signals and to teed 
those signals back into the network. 
With both an acoustic actuator and receptor, the network may be studied for 
stable behaviors which arise desplte--or because of--perturbations from "the 
environment". This double acoustic coupling of the network can be seen as 
adding yet another loop o! activity to the network. The difference between 
this loop and the others is that this one circulates through what we, as 
observers, experience as our environment. 
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APPENDIX: SOFTWARE LISTINGS 
This appendix lists the code which is used as examples in the text. Many 
versions of these and other programs have been run on the network. These 
programs are listed because they contain the essential functions of' all of the 
programs. 
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PROGRAM LISTING 1 
This is the !lrst demonstration program for the network. 
The basic network program ls very simple. 
repeatedly 
read port l 
transform the port 1 value 
write the transformed value to port 2 
write the transformed value to port o (LED's ) 
lnlt: rnov sp,#02fh ; initialize stack above registers 
mov pl ,#Ofth set port 1 to be an lnput port 
mov pO,#Ofth init port a output to all one's 
mov p2,#0ffh' initial output value: all ones's 
cycle: mov a,pl ;read port 1 
xrl a,#Offh ;invert all bits 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's 
call Delay :wait around a while 
jmp cycle :do it all again 
Delay: A routine to waste time. 
Delay: 
mov rl,#07th 
second: 
mov rO,#Offh 
first: 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
djnz rO,!lrst 
djnz rl,second 
ret 
end 
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PROGRAM LISTING 2 
6/1/88 
This ls the first program to test the mult-processor protocal. 
It starts in multi-processor mode, meaning no serial receive is 
registered (by setting RI) unless the 9th data bit is l. 
It waits until an "ad.dress" byte ('O' in this case) with 
its 9th bit =1 comes along and then switches to normal receive mode 
(not dependent on 9th bit) to receive four characters. It stores 
those characters in RAM and when the last is received, sends them 
back out the serial port. 
Control DATA 20H 
Tra.nsOk BIT Control.O 
DelayTlme DATAlFH 
Function DATAlEH 
ProcID DATA lDH 
CharCount DATAlCH 
bit addressable data for various flags 
; indicates Ok to start a serial transmission 
(uses a location in reg space) 
determine which function to execute 
; processor Identifier; for multi-proc serial 
counts chars received for commands 
................................................ ......... ...............• 
; Interrupt jumps ........................................................................ • 
org Oh 
Jmp Start 
org 0023h 
jmp Serlnt 
org 0033h 
; a reset sends program counter to here 
: serial line interrupts 
; leave room for interrupt 'vectors' 
. . ......................... . • 
Start: ; reset entry point . 
. ....•.•.....•.••••••..••...• 
lnlt: mov sp,#030h ; in'itiallze stack above registers 
; and bit addressable space 
;Setup ports for Input as well as output 
mov pl,#Offh 
mov pO,#Offh 
mov p2,#0ffh 
mov p3,#0ffh 
set port 1 to be an input port 
init port o output to all one's 
initial output value: all ones's 
for the heck of it. 
Initialize Main Loop command mode 
mov Functlon,Main_Code 
Set up the serial port for transmission. 
orl scon,#OCOH ; select serial mode 3 
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or1 87h,#80H ; set the !)MOD bit in PCON (doubles baud rate) 
mov tmod,#OOlOOOOOB ; set timer 1 to mode 2 and 
timer O to mode O_ (arbitrary} 
mov THl ,#OEAH; set baud rate to 1200 baud with SMOD set 
setb TRI start timer l 
setb TBa ; set 9th d�ta bit to look like a stop ·bit 
setb Trans.OK : indicate to SeroUt that no transmit is in­
progress 
-setb SM2 .enable multi-processor mode 
Set up- the serial port to receive 
setb ES 
setb EA 
setb REN 
mov Procro.#•o• 
enable serial ·port interrupt 
general interrupt enable 
enable reception 
proclD's are chat'$ for now. 
end o! setlal port setup 
Senct lnftiallzatlon message· 
mov DPTR.�ResetMess 
call stringOutc 
Figure out whkh processor this is 
call NameMe 
mov PO.ProcID ;show proc ·number on LED's 
mov DPTR,lllProcIOMess ;declare Proe:Number o.n terminal 
call StringOUtC 
mov A,ProeID 
call Hexout 
eall CRLF 
MainLoop� 
' 
mov a..Pl 
xrl a.,#OFFH 
mov P2,a 
mov DelayT1me,#OFFH ; set a.mount ot time to wait 
tall Deiay ;wait a.round a while 
jmp Got0Functi1;m ;Jump to current function 
Below are the constant val�es for "Function" and the Jump table used 
to switch between !'unctions 
Main_Code EQUOOH ;execute main l0¢p 
Fl_Code EQU' , OlH :execute 1'lnctlon l loop 
Code_llmlt EC:.U OIH 
P'unctionTable: 
-aJmp MainLoop
ajmp Puncl
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; Below ls code to use the "Function" jump table 
Goto Function: 
mov DPTR,#FunctionTable 
mov a.Function 
cJne a,Code_llmlt,contl 
contl: Jc validFunc ; if Function < Code_limit use Jump table 
Jrnp MalnLoop ; !or invalid function codes, goto MainLoop 
validFunc: 
mov a,Functlon 
rl a 
Jmp @a+DPTR 
One ot the functions 
; The loop is designed such that a change in the "function'' variable 
causes this routine to Jump to the "GotoFunction" routine which 
will send program execution to the code indicated by the new value 
of "function" 
Funcl: ;function number one loop 
Mov a,#'l' 
call SerOut 
mov DelayTime,#OlH ;set short delay time 
call Delay 
jmp SerOut 
mov a.Function 
cjne a,Fl_Code,GotoFunction 
jmp Funcl 
............ • 
Hex out: 
....•••..... • 
;send hex representation of a byte out serial port 
takes byte to send from A 
destroys A,R2,R3 
call ByteToHex 
mov a,#'$' 
call SerOut 
mov a,R4 
call SerOut 
mov a,R3 
call Serout 
ret 
.......... 
ByteToHex .......... 
takes byte in A and returns Hex chars in R3,R4 
destroys R2 
ByteToHex: 
mov r2,A ;hold value for getting high nibble later 
anl a,#OFh 
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-- - -·---- ·------------
call NibToHex 
mov R3,A 
mov a,R2 
swap a 
anl a,#OFh 
call NlbToHex 
mov R4,A 
.......... 
NlbToHex 
Converts low nibble of A to Hex char returned in A. 
high nibble must be o 
NibToHex: 
add a,#1 :compensate for I-based table 
move a,@a+pc ;get value 
ret 
db '0123456789ABCDEF' 
·········································
StrlngOutR Send an ASCIIZ string out the serial port 
trom on-chip RAM space 
string to be sent should be pointed to by RO ......................................... 
StringOutR: 
mov a,@RO 
cjne a,#0,SenditR 
ret 
SenditR: 
call 
Inc 
Jmp 
SerOut 
�o 
StringOutR 
.••....•...••..••.•...•.••.•......•••••.• 
StringOutC Send an ASCIIZ string out the serial _port 
from CODE space 
string to be sent should be pointed to by DPTR ......................................... 
StrlngOutC: 
mov a,HO 
move a,@a+DPTR 
cjne a,#0,SendltC 
ret 
SendltC: 
call 
Inc 
Jmp 
SerOut 
DPTR 
StringOutC 
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. . ....................................... . 
Serin: ;waits for a character received on serial port 
returns it in A. 
. . ....................................... . • 
SerinWait: 
Jnb 
mov 
cir 
Ret 
RI,SerinWalt 
a,SBUF 
:wait for char-received 
:get the character 
:show we've got it 
signal 
RI 
......................................... 
SerOut Send a char out serial port 
-clears the TI {transmit interrupt) bit just before sending
the character. Thus a set TI indicates that the last char
sent ls gone and it ls safe to send another .......................................... 
SerOut: 
: wait until previous transmission ls complete. 
SerWalt:jb 
Jb 
sjmp 
TransOk,go_onl ;normal nag indicating transmission done. 
TI,go_onl 
SerWait 
go_onl: 
cir 
cir 
mov 
ret 
TI 
TransOk 
sbuf,a 
;indicate transmission not yet completed 
:send char (sets TI bit when char is gone) 
·········································
Serint Serial Interrupt Routine 
·········································
Ser Int: 
push psw :save program status word (flags) 
Jnb TI,ChkReceive ;If Transmit interrupt is not 
otherwise: 
clr TI ; clear interrupt bit 
set try recleve, 
setb TransOK 
ChkRecei ve: 
; indicate its Ok to start a transmission 
jnb RI,SerintExit ;If not Receive interrupt, then exit 
mov 
cir 
sjmp 
RecRet: 
SerintExit: 
otherwise: 
a,SBUF ; read the serial port 
RI clear interrupt bit 
ReceiveTask ; do serial receive business 
; place for receive task to Jump back to 
pop psw 
Retl 
restore Program status word 
............... . 
---- -- -----
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' 
ReceiveTask: ;task to be performed on serial recieve interrupt ......... ··� ... • 
cjne 
cir 
ca.U 
mov 
call 
mov 
mov 
a,ProcID,RecRet ; if not addressed to this processor, 
SM2 ; enable normal serial char to set RI 
SerOut echo the character 
DPTR,#ProcMess 
StrlngOutc 
CharCount,#04H; 
R0,#07BH set place to store chars 
RecLoop: 
call 
mov 
inc 
dJnz 
mov 
mov 
call 
call 
setb 
sjrnp 
Ser In 
@RO,a. 
RO 
wait for a character on serial line 
Store the char for later 
Charcount,RecLoop 
@RO,#OH tenninate string 
R0,#07BH ; prep to write string back 
StrlngOutR 
CRLF 
SM2 disable normal RI setting 
out. 
RecRet ; finish up the interrupt routine 
CRLF: ; send carriage return and line feed out serial port 
mov a,#OAH 
call SerOut 
mov a,#ODH 
call SerOut 
ret 
..........................................• 
Delay A routine to waste time. 
ignore it 
would be useful to know how much time various register o and 
1 values waste. (make a formula) ·········································· • 
Delay: 
rnov rl ,DelayTime 
second: 
mov rO,#Of'f'h 
!irst:
nop 
nop 
nop 
nop 
nop 
nop 
nop 
djnz rO,f'irst 
djnz rl ,second 
ret 
DelayShort: 
Nop 
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Nop 
Nop 
Nop 
Nop 
Ret ·································•
WhlchBlt: determines which bit of a byte is set. 
returns set bitnumber in A 
destroys A, R7 ................................. • 
mov r7 ,#0H ;lnltlalize bit identifier 
BitTest: 
jb ACC.O,WBDone ;we've found the set bit 
inc r7 
rr a 
sJmp BitTest 
WBDone: 
mov a,R7 
ret 
.................................. • 
NameMe: ; Subroutine to figure out which processor number to use 
relies on fact that processor #X has bit #X tied back to 
itself . ................................. • 
In order to figure out which processor this ls, do something that will 
differentiate between the bits tied to other processors and the bit tied 
to this processor. The simple network program 
Read 
Invert 
Write 
causes all bits tied to other processors to be static, wh1le the one bit 
tied to this processor oscillates. Therefore a routine which can detect 
which bit ls oscillating can detect which processor it ls running on. 
XOR or two bytes should mark those bits or the bytes which differ, and 
since only one bit should have changed, all but one· bit will be zero 
To make certain the answer ls correc.t, require that it be arrived at 
twtce before declaring it settled. 
Inltialize and then wait, so that other processors may catch up. 
mov pl,#Offh set port l to be an input port 
mov pO,#Offh init port O output to all one's 
mov p2,#0ffh initial output value: all ones's 
mov p3,#0ffh tor the heck of it. 
mov DelayTime,#OFFH 
call Delay 
Do first instance or loop activity, but no test 
mov a,Pl 
xrl a,-#OFFH ;invert the bits 
mov P2,a ;output to network 
mov PO.a ;display on LED's 
mov R6,a ;use R6 to hold 'last' P2 value 
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- -- - - ---- -----------------------
mov ProclD,#OFFH :start with invalid Procld to guarantee no match 
: first time through test loop {see next line) 
NameLoop: 
mov DelayTime,#OFFH 
call Delay 
mov a,Pl 
xrl a,#OFFH ;invert the bits 
mov P2,a :output to network 
mov PO,a ;display on LED's 
mov R6,a ;save incase we have to do it agaln(next 'last') 
xrl a,R6 ;XOR current and last values 
call WhlchBlt ;returns setbltnum in A 
cJne A,ProcID,NoMatch ;answer not same as last, try again 
Jmp Match 
NoMatch: 
rnov ProcID,a 
mov r6,05 
sjmp NameLoop 
;record this guess (result) 
;record this port P2 value (05=R5) 
Match: 
;we get here 1t we've found the same answer twice in a row. 
; ProcID is already set to right answer 
ret 
ResetMess: db 
ProcMess: db 
ProcIDMess: db 
end 
'Reset' ,OAH,ODH,OH 
' Send four characters 
'Processor ',OH 
',OH 
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--- - - ------- --- - ---------------
PROGRAM LISTING 3 
;This program is a descendant of cornbo_l. The changes are: 
. 
The port3 switch function has been changed. 
the lower five bits select the transformation
the upper three bits select the delay time. 
a delay time of zero circumvents the Delay loop altogether .
: .................................................................... .• 
;Data Structures 
• ······································································ • 
temp DATA22H : temporary variable for bit-address ops 
StartupSw DATA21H ; P3 on startup---blt-addressable 
Control DATA20H ; a set of bit fiags 
DelayTlme DATAIFH 
CurTransform DATAlEH ; keep track of transformation being executed 
······································································ •
;Basic Initialization
Sets the stack to an area in RAM that will give it a bit or room. 
Sets the ports 0-3 to be input/output ports by writing l's to all 
bits. 
······································································• 
init: mov sp,#021'h ; initialize stack above registers 
mov p3,#0ffh initial output value: all ones's 
mov p2,#0ffh initial output value: all ones's 
mov Pl,#Ofi'h set port 1 to be an input port 
mov pO,#Ofth init port O output to all one's 
······································································ •
;Special Initializations
Read P3 to get switch setting. This setting determines what program 
Will do. 
'• • • • • • • • • • • • • • • • • • • • •••••••a••••••••••••••••••••••••• t • • • • • • • • • • • • • • • • 
mov StartupSw,P3 ;save away P3 starting value---DIP switches 
mov PO,Startupsw ;show value on LEDs 
mov DelayTime,#OFFH ;wait around so that we can see lights 
mov temp,#0 lnit temp !or "AddLast" transforms 
call Delay 
call ShowStartup 
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...•......................•.......................... � ............... .• 
;Initial transform selection 
····•••····•·•••••••··•···•······•·••·•·•••···········•·•···••·•·····•• 
mov CurTransform,P3 
anl CurTransform,#OlFH 
;get switch setting 
;mask out upper 3 bits 
.•.......................••........•.................................. • 
;Branching Code 
Here the program Jumps to one of several functional loops 
according to the value of the lower 5 bits of CurTransform. 
Care must be taken when assigning functions to switch settings since 
P3.0 ls the serial receive line and P3.l is the transmit line. Any 
functions that will use the serial port must be associated with 
switch settings that have these bits set high (l's) . ...................................................................... • 
Below is code to use- the "Function" jump table on lnltialization 
InltFunctlon: 
mov DPTR,#FunctionTable 
mov a,CurTransform 
cjne a,Code_limit,contl 
contl: Jc validFuncl : 1r Function < Code_limlt use 
Jmp inlt : ror invalid !unction codes, goto '!nit 
valldFunc 1: 
rl a 
jmp @a+DPTR 
GotoFunction: 
mov DPTR,#FunctlonTable 
mov a,P3 : get "next" transform 
anl a,#OlFH 
cjne a,Code_limit,cont2 
cont2: Jc validFunc2 ; if Function < Code_llmlt jump to it 
mov a,CurTransform else use previous transform 
valldFunc2: 
mov CurTransform,a update CurTransform 
rl a 
Jmp @a+DPTR 
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···································································· '
;Function Table 
This is the jump table to get into the various loops. ···································································· '
Function Table: 
ajmp Wakeup 
ajmp Invert 
Function Switch 
number 
O N 
1 y 
2 y 
out? 
ajmp RLCconstant 
ajmp RLCvariable 
ajmp SomethlngSerial 
ajmp ShowSwitches 
ajmp RLconstant 
ajmp RLvariable 
ajmp SwapNibs 
ajmp AddOne 
ajmp AddLa.stln ; 
a,jmp AddLastOut 
ajmp AddSwitch ; 
8 
A 
c 
2 y 
5 
6 
7 
y 
9 
y 
B 
N 
4 
N 
y 
y 
y 
y 
y 
Code_limlt EQU OOH ; note what highest valid number + 1 is; 
' ............. . ' 
Wake Up 
This algorithm ls used to determine what order the processors 
come up in. That is, which processor starts running first. 
It does this simply by pulling its P2 pins low as soon as it gets 
into the routine, stores away the value lt reads on Pl and then 
loops until all of the pins on port Pl are zeros {indicating that 
all of the other processors are up. It then displays the value it 
read when it came up . ............... ' 
Wake Up: 
mov P2,#0 
mov temp.Pl save reading from startup 
WakeupWait: 
mov a,Pl 
jnz WakeUpWait 
mov PO,temp 
mov P2,temp 
wait til all are up 
di'splay wakeup value on LED's 
inject wakeup value into network 
WUHalt: 
mov a,P3 : read switches, check for new transform 
anl a,#OlfH ; use only function selection bits 
cjne a,CurTransforrn,GotoFunction 
Jmp WUHalt ; stick here until another transform ls 
: selected 
········••·····'
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------ - ------- ------------------
; ShowSwitches 
This loop displays the values on the switches (P3) . .•••...•••..... • 
ShowSwitches: 
mov a,P3 ;get the value 
mov P2,a ;inject value into network 
mov PO,a ;show the value 
jmp ShowSwitches 
............... • 
; Invert 
This is the first program that was run on the network ............... • 
Invert: mov a,pl 
xrl a,#Ofth 
:read port 1 
;invert all bits 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's 
call GetDelay ;get time to delay from P3 
call Delay ;wait around a while 
jmp GotoFunction ;do it all again ... ............ • 
;RLCconstant 
............... • 
RLCconstant: 
mov a,pl 
xrl a,#Ofth 
rlc a 
;read port 1 
;invert all bits 
;rotate left through carry 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's 
call GetDelay ;get time to delay from P3 
call Delay ;wait around a while 
jmp GotoFunction 
···············•
;RLCvariable 
same as RLCconstant except that delay time is determined by value 
put out on P2 
............... • 
RLCvarlable: 
mov a,pl 
xrl a,#Offh 
rlc a 
;read port 1 
;invert all bits 
;rotate left through carry 
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mov p2,a :output new value 
mov pO,a ;display new value on LED ls 
mov DelayTirne,a 
call Delay ;wait around a while 
Jmp GotoFunction 
···············'
;RLconstant 
Rotate NOT through carry ............... ' 
RLconstant: 
mov a,pl ;read port 1 
xrl a,#O!fh ;invert all bits 
rl a ;rotate left 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's 
call GetDelay ;get time to delay- from P3 
call Delay ;wait around a while 
Jmp GotoFunction 
............... ' 
;RLvariable 
Rotate NOT through carry 
same as RLconstant except that delay time is determined by value 
put out on P2 
.......... " ....' 
RLvariable: 
mov a,pl :read port 1 
xrl a,#Otfh 
rl a 
;invert all bits 
;rotate left 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's 
mov OelayTlme,a 
call Delay ;wait around a while 
jmp GotoFunction 
............... • 
;SomethlngSerial ............... ' 
SomethingSeria.l: 
jmp GotoFunctlon ............... ' 
;ShowProcID 
' ............. . ' 
ShowProcID: 
Jmp GotoFunctlon 
' .............. . ' 
merely a place holder 
not implemented in this go-round 
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;Swap Nib 
Inverts bits and swaps nibbles ···············•
SwapNlbs: 
mov a,pl 
xrl a,#Of!h 
swap a 
:read port 1 
;invert all bits 
mov p2,a :output new value 
mov pO,a ;display new value on LED's
call GetDelay ;get time to delay from P3
call Delay ;wait around a while 
Jmp GotoFunction 
................. • 
;Add One ............... • 
AddOne: 
mov a,pl 
add a,#01 
;read port 1 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's
call GetDelay ;get time to delay from P3
call Delay ;wait around a while 
Jmp GotoFunction 
............... • 
;AddLastin ............... • 
AddLastln: 
mov a,pl 
mov rl,a 
add a.temp 
mov temp,rl 
;read port 1 
hold Pl value for a moment 
add cur port value to last port value 
; update "last" input value 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's 
call GetDelay ;get time to delay from P3
call Delay :wait around a whlle 
Jmp GotoFunction ............... • 
;AddLastOut ...•...•..••.•• • 
AddLastOut: 
mov a,pl ;read port 1 
-- - ---------- ---
69 
• 
add a.temp 
mov temp.a 
add cur port value to last port value 
update "last" output value 
mov p2,a ;output new value 
mov pO,a ;display new value on LED's 
call GetDelay ;get time to delay from P3 
call Delay ;wait around a while 
Jmp GotoFunctlon ........ � ..... . • 
;AddSwltch 
reads value from P3 and adds it to value from Pl ............... • 
• 
AddSwltch: 
mov a,pl 
add a,P3 
;read port 1 
mov p2,a ;output new value 
mov pO,a idlsplay new value on LED's 
no delay, since whole switch ls used for transform 
call GetDelay ;get time to delay from P3 
call Delay ;wait around a while 
Jmp AddSwitch ···············•
;ShowStartup 
Just a little something to show when routine is about to start ............... • 
Showstartup: 
mov a,#80H 
ssloop: 
mov pO,a 
mov DelayTime,#lfH 
call Delay 
rr a 
cjne a,#80h,ssloop 
ret .••••••........ • 
;GetDelay 
Reads P3 and puts value 1n DelayTlme. Used for varying delay time 
while program is running. The highest bit on the DIP switch must 
have been set at startup time for this to be used . . . . . . . . . . . . . . . . • 
getDelay: 
mov 
anl 
ret 
DelayTlrne,P3 
DelayTiine, #OEOH 
............... • 
only upper three blts affect speed 
Delay A routlne to waste time. 
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Destroys registers: 
A, rO,rl ............... ' 
Delay: 
mov rl,DelayTlme 
cjne rl ,#0,second 
ret : if Dela.yT1me is o just return. 
second: 
mov rO,#Offh 
first: 
nop 
nop 
nop 
nop 
nop 
nop 
nop 
dJnz rO,first 
dJnz rl,second 
ret 
end 
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